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Abstract---To provide reliable communication in data 
transmission, ability of correcting errors is of prime 
importance. This paper intends to suggest an easy 
algorithm to detect and correct errors in transmission 
codes using the well-known Karnaugh map. Referring to 
past research done and proving new theorems and also 
using a suggested simple technique taking advantage of the 
easy concept of Karnaugh map, we offer an algorithm to 
reduce the number of occupied squares in the map and 
therefore, reduce substantially the execution time for 
placing data bits in Karnaugh map. Based on earlier 
papers, we first propose an algorithm for correction of two 
simultaneous errors in a code. Then, defining   
specifications for empty squares of the map, we limit the 
choices for selection of new squares. In addition, burst 
errors in sending codes is discussed, and systematically 
code words for correcting them will be made. 
I. INTRODUCTION 
Detection and correction of bit errors in transmission 
of code has been investigated using Hamming code [1]. 
Hamming code is capable of correcting one or detecting 
2 errors. Using similarities of the concept of this 
technique and the Karnaugh map philosophy, efforts 
were made to detect and correct multiple errors in a 
code, and an effective method was provided for 
correction of two bit errors in a code [1]. In this paper, 
using a Karnaugh map, placement and arrangement of 4 
data and 7 parity bits to produce a code correcting single 
and double errors were studied. This procedure was 
extended successfully in [2] adding another feature of 
correcting 3 adjacent errors. A weakness of that 
technique was that obtaining the desired code required a 
large amount of time. Therefore, limiting selection 
range of the candidate squares in the Karnaugh map 
would result in substantial reduction in computer time. 
Similar approaches for error detecting and correcting 
codes was conducted in [3], [4] and [5] but they did not 
use the Karnaugh map for this purpose. 
The object of this research was to find an algorithm to 
provide boundaries for computer selection range and to 
evaluate unused squares of the Karnaugh map for 
eventually placing information bits by studying them 
more closely and finally to create a Karnaugh map with 
more capabilities .  
Let's start by reviewing some facts discussed in 
references [1] and [2]. An n variable Karnaugh map is 
subdivided into 2𝑛 squares and since both its rows and 
columns are arranged using Gray codes, two adjacent 
squares in the map differ only by one variable in their 
K-code, a binary representation for the square. That is, 
the binary code representing every adjacent square to a 
specific square will have a Hamming distance of one 
with that square. To detect and correct errors in a 
received code, we divide the set of all code bits into 
different subsets represented by 𝑠𝑘 (𝑘𝜖{1, … ,7}) and 
consider one parity (𝑃𝑘) and two or more data bits as 
their members. The value of the parity bit in each subset 
is determined in such a way that the sum (modulo 2) of 
all members of that subset will be equal to zero (case of 
even parity). At the receiving end, by comparing the 
value of parity bit in each subset with the expected 
value (even or odd), we can figure out which subset 
contains an error and then specify the corresponding 
check bit in the Karnaugh map. The code produced in 
this way is called the K-code for the specific error. It 
also specifies a square in the Karnaugh map associated 
with that error. In this way, one square of the Karnaugh 
map is assigned to each error we wish to correct. For 
correcting multiple errors, we have to assign one square 
to every error we plan to correct.           
In the following, in section 2 we start making some 
definitions. Then, a technique for placing data bits in the 
Karnaugh map will be given in section 3. Investigation 
on empty squares of the map for potential selection will 
be done in section 4. Finally, concluding remarks will 
be given in section 5.    
II. DEFINITIONS 
In the following definitions, we refer to reference [1] 
and [2] and use the same definitions which provided in 
them.   
1- The code specifying one square in a Karnaugh map 
is referred to as the K-code for that square. 
2- Assume a data bit 𝑋𝑖, 𝑖𝜖{1, … ,4} represented by a 
K-code, we define "First order side squares" as the 
squares with the Hamming distance of 1 from 𝑋𝑖. 
Note that these adjacent squares correspond to 𝑋𝑖𝑃𝑗 
(𝑗𝜖{1, … ,7}) which are actually the images of 𝑋𝑖 
against 𝑃𝑗 axes.        
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Fig. 1. Displaying First and Second order side squares of a given 𝑋  in 
a Karnaugh map.   
 
3- In the same way, "Second order side squares" are 
those squares with a Hamming distances of 2 from 
any 𝑋𝑖 placed in the Karnaugh map. 
4- A square whose K-code consists of 𝑚 non zero 
elements and, of course, 7-𝑚 zeros (𝑚𝜖{1, … ,7}), is 
referred to as  𝑁𝑚. 
5- The side squares (either First or Second order) from 
two different 𝑋’s that are placed over each other are 
referred to as double weight squares. 
6- The procedure in which 𝑋1 is placed in 𝑁𝑖 and 𝑋2 is 
placed in 𝑁𝑗 with a Hamming distance of 𝑝 from 
each other and 𝑋3 is placed in 𝑁𝑘 with a Hamming 
distance of 𝑞 from 𝑋1 and Hamming distance of 𝑟 
from 𝑋2 is referred to as a 𝑆𝑖𝑗𝑘
𝑝𝑞𝑟
(𝑆𝑖  will be used 
before placing 𝑋2 and 𝑋3 in the map and  𝑆𝑖𝑗
𝑝
 will be 
used before placing 𝑋3 in the map). 
The Karnaugh map of the extended Hamming code with 
the four parity check bits is shown in Fig. 1. As can be 
seen in this figure, 𝑋 is placed in 𝑁3 with 𝑆4𝑆3𝑆2𝑆1 =
1011. The squares labeled as “1” are the First order side 
squares of 𝑋. That is, the squares having a distance of 1 
from 𝑋. The squares labeled as “2” are the Second order 
side squares of  𝑋. 
 
III. A TECHNIQUE FOR PLACING DATA BITS 
FOR DOUBLE-ERROR CORRECTING MAP 
As mentioned before, to place data bits in desired 
squares, we need to find an algorithm to reduce the 
amount of computation time. To do so, we have to find 
a unique property that prioritizes some squares over 
others for being selected as data bit placement. Our aim 
is to place 4 data and 7 parity bits and their side squares 
in the map, in order to cover all the possible situations 
of 1 and 2 bit errors in an eleven bit code in which each 
error case would be assigned to only one square. To 
achieve this, let’s assume that data bits are represented 
by their K-code 𝑋𝑖, and parity bits by 𝑃𝑘 (𝑘 ∈
{1, … ,7}, 𝑖, 𝑗 ∈ {1, … ,4}). Of course, 𝑋𝑗 cannot be placed 
in an 𝑋𝑖 or 𝑃𝑘  square. Neither can they be placed on 
their First or Second order side squares. 
Suppose 𝑋1, 𝑋2 and 𝑋3 are placed on the map. 
Suppose also that we can find a square not coinciding 
with a first or second order side squares of any of the 
already existing 𝑋𝑖′s and 𝑃𝑘′s . Then, placing 𝑋4 in such 
a square makes it possible that all the 𝑋4𝑃𝑘 squares can 
be determined in the map without any overlap. Now our 
aim is to keep unused high priority squares after 𝑋1, 𝑋2 
and 𝑋3 have been placed in the map. To keep the largest 
number of free squares (not occupied by First or Second 
order side squares), we try to increase the occupancy of 
squares already taken by First or Second order side 
squares. That is, we try to choose 𝑋𝑖′s in such a manner 
to overlap as many as possible new First and Second 
order side squares with the existing ones. Given two 
data bits 𝑋𝑖  and 𝑋𝑗 placed on the map, for all 
𝑖, 𝑗 𝜖{1, … ,4} First order side squares of 𝑋𝑖 and 𝑋𝑗 are 
not allowed to be placed over each other. Now, in order 
to have the statistics, we will count the side squares for 
𝑋𝑖  (𝑖 𝜖{1, … ,4}). Obviously, the more double weight 
squares we could place in a certain square, the higher 
priority it would have. We know that, by definition all 
 𝑃𝑘’s are placed in 𝑁1. Also, 𝑃𝑘𝑃𝑚 are all placed in 𝑁2 
(𝑘, 𝑚 𝜖{1, … ,7} & 𝑘 ≠ 𝑚) and Second order side 
squares of 𝑃𝑘 are placed in 𝑁3 and 𝑁1. Therefore, 𝑋𝑖 has 
to be placed in 𝑁𝑝 where 𝑝 ≥ 4. Now, we start placing 
𝑋𝑖′s in 𝑁4, and count relevant double weight side 
squares. In 𝑆4 (see definitions), 𝑋1′s First order side 
squares will be located in 𝑁3 and 𝑁5, not coinciding 
with already occupied squares. In the same way, Second 
order side squares would be located in 𝑁2, 𝑁4 and 𝑁6. 
Since no square greater than 𝑁3 has been the double 
weight side square (whether First or Second order) of 
𝑋1. Double weight side squares occur only when First 
order side squares of 𝑋1 are placed in 𝑁3  where their 
number is equal to (4
1
) = 4, and when Second order side 
squares of 𝑋1 are placed in 𝑁2 where their number is 
equal to (4
2
) = 6. This means, placing 𝑋1 in 𝑁4 would 
result in a total of 10 double weight side squares. In 𝑆5,  
the double weight side squares occur only when Second 
order side squares of 𝑋1 are placed in 𝑁3  their number 
would be equal to (5
2
) = 10. Also, placing 𝑋1 in an 𝑁5 
would result in a total of 10 double weight side squares 
which results the same as the previous situation. In 𝑆6 
and 𝑆7, there would be no double weight squares. 
Therefore, since we are trying to compact errors in 
squares, we place 𝑋1 in 𝑁4 and test free squares for 𝑋2 
to find out about relevant side squares generated. This 
process will be repeated with placing 𝑋1 in 𝑁5. If 𝑋1 and 
𝑋2 are placed in 𝑁4 , since 𝑋2 cannot be placed in any of 
 
 
 
 
 
10 
 
 
 
 
 
11 
 
 
 
 
 
01 
 
 
 
 
 
00 
      𝑠4 
           𝑠2 
 
     𝑠3 
          𝑠1 
2 1 2  00 
1 X 1 2 01 
2 1 2  11 
 2   10 
3 
 
side squares of 𝑋1. Here as before, we would get the 
number 10 for double weight side squares. Now we 
check to see which one of 𝑋2 side squares will be placed 
over side squares of 𝑋1 which will be added to the 10 
double weight side squares we already have. In this 
case, either their first order side squares will double 
weight each other (which is not possible) or their 
Second order side squares will double weight each other 
which means that the Hamming distance of 𝑋1 and 𝑋2 
must be equal to four. In the following, we first state 
and prove three theorems whose results will be useful to 
us to continue our procedure.  
Theorem 1: If two squares considered for placement 
of 𝑋𝑖 and 𝑋𝑗 have a Hamming distance of 4, then there 
will be 6 Second order double weight side squares.  
    Proof: 𝑋𝑖  and 𝑋𝑗 are considered as below: 
                                        𝑋i =  ∑ 𝑎𝑙
7
𝑙=0
2𝑙                               (1) 
                                        𝑋j =  ∑ 𝑏𝑚
7
𝑚=0
2𝑚                         (2) 
    𝑎𝑙  and 𝑏𝑚  ∈ {0,1} 
Either 4 or 5 of 𝑎𝑙 ′s and 𝑏𝑚′s will be equal to 1. In 
order to get to 𝑋𝑗 with complementing 𝑋𝑖′s values, we 
have to convert two of 𝑎𝑙′s that have a none zero value  
to 0, and two 𝑎𝑙′s that are 0 to none zero value (Similar 
to 𝑏𝑚) . Thus, out of these four 𝑎𝑙′s that need to be 
converted, each pair conversion will result in 
duplication of Second order side squares of 𝑋𝑖 with 
Second order side squares of 𝑋𝑗. Therefore, the total 
number of Second order double weight side squares will 
be equal to (4
2
) = 6.                                                                                                                                                                                                                              
Theorem 2: If the difference in the number of none 
zero elements expressing the K-codes of two squares 
allocated to 𝑋𝑖 and 𝑋𝑗  is equal to 1, say, if 𝑋𝑖 ∈  𝑁𝑝 and  
𝑋j ∈  𝑁𝑝+1 and if their Hamming distance is equal to 3, 
then in relation to these assumptions there will be 6 
double weight side squares. 
    Proof: We consider 𝑋𝑖 and 𝑋𝑗 Similar to the 
previous theorem. According to our assumption, either 4 
of 𝑎𝑙 ′s and 5 of 𝑏𝑚′s or 5 of 𝑎𝑙 ′s and 6 of 𝑏𝑚′s are equal 
to 1. Since the Hamming distance between 𝑋𝑖 and 𝑋𝑗  is 
3, in order to get to 𝑋𝑗 with complementing 𝑋𝑖′s values, 
we have to convert (with an assumption that the number 
of 𝑏𝑚′s that equal to 1 is larger than 𝑎𝑙 ′s) two of 𝑎𝑙 ′s 
that are 0 to 1, and one of 𝑎𝑙 that is 1 to 0, or convert 
two of 𝑏𝑚 that are 1 to 0, and one of 𝑏𝑚 that is 0 to 1. 
Therefore, the total number of double weight side 
squares will be equal to (3
2
) + (3
1
) = 6.                                                                                        
Theorem 3: The Hamming distance of 𝑋𝑖𝑋𝑗 to either 
𝑋𝑖  or 𝑋𝑗 is at least 2.  
    Proof: Since 𝑋𝑖 has a Hamming distance of at least 
3 from 𝑋𝑗, there will be at least one difference in these 
three bits between 𝑋𝑖𝑋𝑗 and either of 𝑋𝑖  or 𝑋𝑗. We also 
know that 𝑋𝑖 and 𝑋𝑗 are common in at least one bit 
whose value is equal to 1 and therefore in that bit 𝑋𝑖𝑋𝑗 
is equal to 0. Thus, 𝑋𝑖𝑋𝑗 has at least a Hamming 
distance of 2 from 𝑋𝑖 and 𝑋𝑗.                                                                                                                                                                                                                                
According to Theorem 1 and the fact that only one of 
6 double weight side squares are located in 𝑁2 (already 
counted), it is concluded that if 𝑋2 is placed in 𝑁4 in 
such a way  to have a distance of 4 from 𝑋1, the total 
number of double weight side squares created would be 
equal to 15 . However, if we place 𝑋2 in 𝑁5, there will 
be at least 10 side square overlying the previously 
obtained side squares. In order to place 𝑋2 side squares 
on 𝑋1 side squares, either its Second order side squares 
have to be placed on First order side squares of 𝑋1, or its 
First order side squares have to be placed on Second 
order side squares of 𝑋1. In either case, the Hamming 
distance between 𝑋2 and 𝑋1 must be 3.  
According to Theorem 2 and the fact that only one of 
the 6 common double weight side squares between 𝑋1 
and 𝑋2 is located in 𝑁3 (previously taken into account), 
it is concluded that if 𝑋2 considered to have a distance 
of 3 from 𝑋1 is placed in 𝑁5, the total number of double 
weight side squares would be equal to 15. If 𝑋2 is 
placed in 𝑁5 without having a Hamming distance of 3 
from 𝑋1, the total number of double weight side squares 
will be equal to 10. However, If 𝑋2 is placed in 𝑁6, there 
will be double weight squares only if the Hamming 
distance from 𝑋1 is 4, and in this case, according to 
Theorem 1, the total number of double weight squares 
would be equal to 6. If 𝑋2 is placed in 𝑁7, according to 
Theorem 2, the total number of double weight squares 
would be equal to 6. Now if we put 𝑋1 in 𝑁5 and 𝑋2 in 
𝑁4, we will have 10 double weight side squares for 𝑋2 
and in order to place 𝑋1 and 𝑋2 side squares overlapping 
with each other, their Hamming distance should be 
equal to 3. In this case, according to the Theorem 1, the 
total number of double weight squares would be equal 
to 6 one of which is located in 𝑁3 that was previously 
taken into account. Therefore, in  𝑆54
3  the total number 
of double weight side squares for 𝑋2 would be equal to 
15. And if the Hamming distance be greater than 3, the 
total number of double weight side squares for 𝑋2 will 
remain at 10. Now, if we put 𝑋1 and 𝑋2 in 𝑁5, there will 
be 10 double weight squares for 𝑋2 as counted before, 
and in order to place side squares of 𝑋1 and 𝑋2 over 
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each other, their Hamming distance should be equal to 
4. In this case, according to Theorem 1, the total 
number of double weight squares would be equal to 6 
from one of which is placed in 𝑁3 which was 
previously taken into account. Therefore, in  𝑆55
4  the 
total number of double weight side squares for 𝑋2 
would be equal to 15. And if the Hamming distance is 
not 4, the total number of double weight side squares 
for 𝑋2 will remain at 10. In  𝑆56
3 , the total number of 
double weight squares would be equal to 6. And if 𝑋1 is 
placed in 𝑁5, 𝑋2 cannot be placed in 𝑁7. Now, to get to 
the optimized algorithm, we either have to put both 𝑋1 
and 𝑋2 in 𝑁4 with a Hamming distance of 4, or put 
them in 𝑁5 with a Hamming distance of 4, or put one of 
them in 𝑁5 and the other in 𝑁4 with a Hamming 
distance of 3. Now we have to check the placement of 
𝑋1𝑋2. Since the K-code for the square in which 𝑋1𝑋2 
should be placed is equal to XOR of the K-codes for 𝑋1 
and 𝑋2, the number of ones for 𝑋1𝑋2 K-code equals to 
the Hamming distance between 𝑋1 and 𝑋2. According 
to the proposed algorithm, the Hamming distance 
between 𝑋1 and 𝑋2 is either 3 or 4, thus 𝑋1𝑋2 is placed 
in either 𝑁3 or 𝑁4. Based on our procedure so far, if 𝑋1 
and 𝑋2 are both placed in 𝑁4, the Hamming distance of 
𝑋1 and 𝑋2 from 𝑋1𝑋2 will be equal to 4. If 𝑋1 and 𝑋2 
are both placed in 𝑁5, the Hamming distance of 𝑋1 and 
𝑋2 from 𝑋1𝑋2 equals to 5. If either one of 𝑋1 and 𝑋2 is 
placed in 𝑁4 and the other in 𝑁5, then the Hamming 
distance of 𝑋1𝑋2 from the one placed in 𝑁4 will be 5 
and 4 from the other one. Since 𝑋1𝑋2 will not be placed 
on 𝑋1 or 𝑋2 and their First order side squares, it can be 
placed in the map without any interference. Now that 𝑋1 
and 𝑋2 are placed in the map, we have to check different 
placements for 𝑋3. To do so, we will first investigate the 
placement of 𝑋1𝑋3 and 𝑋2𝑋3. Since the least Hamming 
distance of 𝑋3 from 𝑋1 and 𝑋2 is 3, 𝑋1𝑋3 and 𝑋2𝑋3 will 
be placed in 𝑁3 or in 𝑁𝑖  𝑤here 𝑖 > 3. 
According to Theorem 3, 𝑋1𝑋3  will not be placed on 
𝑋1 or 𝑋3 or their First order side squares. Also, 
𝑋2𝑋3 will not be placed on 𝑋2 or 𝑋3 or their First order 
side squares. The only problem that might occur is in 
case of 𝑋2𝑋3 being placed over 𝑋1 or one of its First 
order side squares and in the same time  𝑋1𝑋3 being 
placed over 𝑋2 or one of its First order side squares. To 
avoid this situation, we know that if we have the K-code 
of 𝑋𝑖𝑋𝑗 as well as the one for 𝑋𝑖 we can find the K-code 
of 𝑋𝑗. To find the K-code of 𝑋𝑗, we have to put the 
complement value of 𝑋𝑖𝑋𝑗 where 𝑋𝑖 is none zero and 
put the same value of  𝑋𝑖𝑋𝑗 in the K-code of 𝑋𝑗 where 
𝑋𝑖 is 0. By using this procedure and assuming that the 
K-code of 𝑋1 and each one of its First order side squares 
are equal to the K-code of X2X3 in separate cases, since 
the value of 𝑋2 is known, the assumed value for 𝑋3 can  
Fig. 2. Karnaugh map of  𝑆44
4  and its forbidden squares for placement 
of  𝑋3.   
 
be found. To avoid putting 𝑋3 in these squares we mark 
them for future reference. If we do the same procedure 
for each one of 𝑋2 and its First order side squares with 
the assumption that they are equal to the K-code of 
𝑋1𝑋3  in separate cases, we will get to the same 
forbidden squares as before. The Karnaugh map of  𝑆44
4  
is represented in Fig. 2. The squares labeled as “𝑓” are 
the forbidden squares for placement of 𝑋3. Now, since 
𝑋3 should not be placed in forbidden squares (Side 
squares of 𝑋1 and 𝑋2 and 𝑃𝑘) and previously marked 
squares, we have to investigate different possibilities for 
placement of 𝑋3. Since there are too many situations 
available for placement of 𝑋3, we will only calculate the 
double weight side squares for one situation and just 
mention the value for the other placements. The first 
situation is 𝑆444
444. In this situation, there will be 10 
double weight side squares due to the placement of 𝑋3 
in 𝑁4 which was already counted. In addition, 6 squares 
of Second order side squares of 𝑋3, in accordance to 
Theorem 1, are placed over Second order side squares 
of 𝑋1 from which, one placed in 𝑁2, and 6 squares of 
Second order side squares of 𝑋3 are placed over Second 
order side squares of 𝑋2 from which, one is placed in 𝑁2 
and another one is the same as the common Second 
order side squares of 𝑋1 and 𝑋3. Therefore, the total 
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Placement of data bits 
The total number of 
double weight side 
squares of 𝑋3 
 𝑆445
455,   𝑆454
365,  𝑆544
356,  𝑆554
455 10 
 𝑆446
444,   𝑆447
433,  𝑆456
343,  𝑆546
334 11 
 𝑆444
446,   𝑆444
464,  𝑆445
435,  𝑆445
453, 
 𝑆454
345,   𝑆544
354,  𝑆454
363,  𝑆544
336, 
 𝑆455
354,   𝑆545
345,  𝑆554
435,  𝑆554
453 
15 
 𝑆444
444,   𝑆445
433,  𝑆454
343,  𝑆544
334, 
 𝑆455
334,   𝑆545
343,  𝑆554
433 
19 
Other cases Invalid 
Table. 1. The total number of double weight side squares of 𝑋3 for 
different cases. 
 
number of double weight side squares of 𝑋3 would be 
equal to 19. Since the procedure of calculating this 
number in different cases is familiar to each other we 
just provide it in Table. 1 for every possible case. Now, 
we have considered all possible cases for placement of 
𝑋3. In order to complete our algorithm, we will choose 
some of the situations for placement of 𝑋3 in which the 
numbers of double weight side squares is larger. 
However, there are also other situations to consider that 
lead to reasonable results, but the probability of success 
in these situations is higher. Finally, our algorithm 
would be as follows: either all of 𝑋1, 𝑋2 and 𝑋3 are 
placed in 𝑁4 with a Hamming distance of 4, or one of 
them is placed in 𝑁5 and other two are placed in 𝑁4 in 
such a way that the one in 𝑁5 has a Hamming distance 
of 3 from the other two, and the other two have a 
Hamming distance of 4 from each other. Another 
possible solution is to put, two of them in 𝑁5 with a 
Hamming distance of 4 from each other and the other 
one in 𝑁4 with a Hamming distance of 3 from the other 
two. Of course, none of them should be placed in any of 
forbidden squares. The Karnaugh map of  𝑆445
433 is 
represented in Fig. 3.  Now that the location for 𝑋1, 𝑋2 
and 𝑋3 are determined, we put 𝑋4 in a place in such a 
way that neither 𝑋1, 𝑋2, 𝑋3 or 𝑃𝑘 nor their side squares 
coincide with that square, and in a way that none of 
𝑋4𝑋𝑙  in which 𝑙 𝜖{1,2,3} are placed on 𝑋1, 𝑋2, 𝑋3, 𝑃𝑘 or 
their side squares (The procedure for placement of 𝑋4 is 
the same as what was done for 𝑋3 considering 𝑋1𝑋3 and 
𝑋2𝑋3). Note that, apart from this algorithm, any 
situation which results in a larger number of double 
weight side squares is of a higher priority.  
IV. INCREASING MAP CAPABILITIES 
Fig. 3. Karnaugh map of  𝑆445
433. 
 
    In this section we will investigate correction of some 
three bit errors in transmission code. Note that we have 
to allocate an unassigned square of the map to a unique 
three bit error situation. Prior to open this discussion we 
will prove a theorem that will help us to provide our 
desired result. 
Theorem 4: All three bit errors in form of 𝑃𝑙𝑃𝑚𝑃𝑛 in 
which 𝑙 ≠ 𝑚 ≠ 𝑛 and 𝑙, 𝑚, 𝑛 𝜖{1, … , 7} cannot be put in 
a map containing all the possible situations of 2 bit 
errors in the ten bit code consisting of 3 data and 7 
parity bits, in which each square would be occupied by 
only one error case. 
    Proof: By putting all 𝑃𝑙𝑃𝑚𝑃𝑛 in the map, all the 𝑁3 
squares will be filled. This makes it impossible for 𝑋1, 
𝑋2 and 𝑋3 to be placed in 𝑁4, since the number of ones 
for 𝑋𝑖𝑋𝑗 K-code is equal to the Hamming distance of 𝑋𝑖 
and 𝑋𝑗, the Hamming distance between 𝑋1, 𝑋2 and 𝑋3 
has to be at least 4. Therefore, the only possible 
situation is that all three 𝑋1, 𝑋2 and 𝑋3 be placed in 𝑁5 
and have a Hamming distance of 4 from each other. In 
this case, 𝑋1𝑋2 would have a Hamming distance of 1 
from 𝑋3, 𝑋1𝑋3 would have a Hamming distance of 1 
from 𝑋2 and also 𝑋2𝑋3 would have a Hamming distance 
of 1 from 𝑋1 which is invalid. Therefore, all three bit
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6 
 
 
errors in form of 𝑃𝑙𝑃𝑚𝑃𝑛 cannot be placed in this map.                                      
                                                                                                                     
Now we have to note that, in order to cover all the three 
bit errors, in addition to the fact that the Hamming 
distance of 𝑋𝑖 and 𝑋𝑗 from each other has to be 5, they 
also have to be placed in 𝑁5. In maps with 8, 9 or 10 
parity bits, we can find situations to meet the mentioned 
conditions, but in these situations, 𝑋𝑖𝑋𝑗 or 𝑋𝑖𝑋𝑗𝑃𝑘 are 
placed in invalid squares, therefore in order to cover all 
three bit errors we will need a map with at least 11 
parity bits. This seems too large for the scope of this 
research. Now, we try to find a situation in a map with 7 
parity bits which can cover the largest number of three 
bit errors. In  𝑆444
444  the total number of three bit errors 
would be equal to 36 from which 9 cases are for 
𝑋𝑖𝑋𝑗𝑃𝑘(𝑖, 𝑗𝜖{1,2,3} & 𝑘𝜖{1, … ,7}), 11 for 𝑃𝑙𝑃𝑚𝑃𝑛, 15 for 
𝑋𝑖𝑃𝑘𝑃𝑚 and one for 𝑋1𝑋2𝑋3. In  𝑆445
433 ,  𝑆454
343 and  𝑆544
334  
the total number of three bit errors would be equal to 45 
from which 11 cases are for 𝑋𝑖𝑋𝑗𝑃𝑘 , 13 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 
21 for 𝑋𝑖𝑃𝑘𝑃𝑚. In  𝑆455
334 ,  𝑆545
343 and  𝑆554
433  the total 
number of three bit errors would be equal to 38 from 
which 11 cases are for 𝑋𝑖𝑋𝑗𝑃𝑘, 8 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 19 for 
𝑋𝑖𝑃𝑘𝑃𝑚. In  𝑆447
433 ,  𝑆474
343 and  𝑆744
334  the total number of 
three bit errors would be equal to 49 from which 4 cases 
are for 𝑋𝑖𝑋𝑗𝑃𝑘, 21 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 24 for 𝑋𝑖𝑃𝑘𝑃𝑚. In 
 𝑆456
343 ,  𝑆645
433 ,  𝑆564
334 ,  𝑆465
433 ,  𝑆546
334 and  𝑆654
343   the total 
number of three bit errors would be equal to 40 from 
which 4 cases are for 𝑋𝑖𝑋𝑗𝑃𝑘, 17 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 19 for 
𝑋𝑖𝑃𝑘𝑃𝑚. In  𝑆446
444 ,  𝑆464
444 and  𝑆644
444 the total number of 
three bit errors would be equal to 39 from which 5 cases 
are for 𝑋𝑖𝑋𝑗𝑃𝑘, 17 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 17 for 𝑋𝑖𝑃𝑘𝑃𝑚. In 
 𝑆556
433 ,  𝑆565
343 and  𝑆655
334 the total number of three bit errors 
would be equal to 38 from which 5 cases are for 𝑋𝑖𝑋𝑗𝑃𝑘, 
11 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 22 for 𝑋𝑖𝑃𝑘𝑃𝑚. In  𝑆445
435 ,  𝑆454
345 ,  𝑆544
354 
, 𝑆445
453 ,  𝑆454
543 and  𝑆544
534  the total number of three bit 
errors would be equal to 37 from which 7 cases are for 
𝑋𝑖𝑋𝑗𝑃𝑘, 13 for 𝑃𝑙𝑃𝑚𝑃𝑛 and 17 for 𝑋𝑖𝑃𝑘𝑃𝑚. Any other 
situation is not possible and considered invalid. The 
map which contains the most three bit errors that would 
be one of 𝑆447
433 or  𝑆474
343 or  𝑆744
334 is presented in Fig. 4. 
   Since three bit burst errors in sending code is of high 
importance and contains a high probability to occur, we 
will use the provided pattern in [2] to find similar 
patterns for placement of data bits and parity bits in 
sending code in which the map provided in Fig. 5 
contains all the three bit burst errors. In order to achieve 
this purpose, if we transmit the sending code as in form 
of 𝑋1𝑃7𝑃3𝑃6𝑋3𝑃2𝑃4𝑃1𝑃5𝑋2, we figure out that all the 
three bit burst errors 
(X1P7 P3, 𝑃7P3P6, 𝑃3P6 X3, 𝑃6X3 P2, 𝑋3P2P4 , 𝑃2P4P1 , 𝑃4P1P5 
and P1P5X2) are available in the map, and we can simply 
reach the pattern of 𝑋1P1P2P3X2P4P5P6P7X3 for the 
sending code by displacing parity bits and data bits. In 
addition, if our code be in form 
of 𝑋1P2P5X3P4P3P1P6P7X2, again all the three bit burst 
errors will be available in the map and we can still get 
X1P1P2X2P3P4P5P6P7X3 by displacing parity bits and 
data bits. And finally, if the code is considered as 
X2P5X3P2P4P3P7P6P1X1, we realize that all three bit burst 
errors can be found in the map and we can achieve the 
pattern X1P1X2P2P3P4P5P6P7X3 for the sending code by 
changing data bits and parity bits. Within our study, we 
could not extract any pattern other than three above and 
the one provided in [2] from this map. 
V. CONCLUSION 
In this paper, an algorithm was provided in order to 
place data bits in Karnaugh map by using a geometric 
approach and algebraic methods. The main objective for 
presenting this algorithm was to reduce the calculation 
time of computer in using Karnaugh map to detect and 
correct errors in sending code. The provided algorithm 
can be easily expanded for any desired amount of data 
bits. 
Correction of three bit errors using Karnaugh map 
was investigated before. We have tried to cover a 
greater amount of three bit errors by expanding the map. 
We concluded covering all three bit errors using 
Karnaugh map is not affordable. Therefore, we provided 
a map which can cover the most three bit errors and 
used that map to create patterns to cover three bit burst 
errors in transmission code. 
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